

ASA-1236

PCT.

MATTER STATES PATENT AND TRADEMARK OFFICE

Applicants:

Komiya, et al

Serial No.:

10/533,127

Filed:

April 29, 2005

For:

DEFECT ANALYSIS APPARATUS, SYSTEM AND METHOD FOR

SEMICONDUCTOR INTEGRATED CIRCUIT

INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97 & 1.98

November 2, 2005

Mail Stop Amendments Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In the matter of the above-identified application, applicants are submitting herewith a copy of the documents listed in the attached form equivalent to Form PTO-1449 for the Examiner's consideration.

This information disclosure statement is being submitted before the mailing date of a first office action on the merits.

Although one of the documents listed on the attached form equivalent to Form PTO-1449 is not in the English language, the requirement of 37 CFR 1.98 (a) (3) for a concise explanation of the relevance is satisfied by the attached English language abstract.

It is respectfully requested that this information disclosure statement be considered by the Examiner.

Please charge any shortage in the fees due in connection with the filing of this paper, including extension of time fees, to the deposit account of Mattingly, Stanger, Malur & Brundidge, P.C. Deposit Account No. 50-1417 (Case:ASA-1236), and please credit any excess fees to such deposit account.

Respectfully submitted,

Mattingly, Stanger, Malur & Brundidge, P.C.

Carl J. Brundidge

Registration No. 29,621

CIB/nac

Attachments

Sheet 1 of 1 TARTMENT OF Form PTO-ATTY. DKT. NO. SERIAL NO. COMMERCE 1449 ASA-1236 10/533,127 PATENT AND TRADEMARK **OFFICE** APPLICANT INFORMATION DISCLOSURE Yasumaro KOMIYA, et al STATEMENT FILING DATE GROUP BY APPLICANT November 2, 2005 Not Yet Assigned (Use several sheets if necessary) U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date	
AA							
AB							
AC							
AD							
AE					T		
AF							
AG						<u> </u>	
AH					1	 	
AI							
AJ							
AK					1		
AL					 		

FOREIGN PATENT DOCUMENTS

Examiner	Document Number	Date	Country	Class	Subclass	Abstract	
Initial						Yes	No
AM	2001-166012	06/01	JP		 	x	
AN			 	 			<u> </u>
AO				 	 		<u> </u>
AP					 		
AQ					 		
AR					1		
AS					 		
AT					1		

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Examir	ier	Date Considered	Date Considered		
	AZ				
	AY	·			
	AX		-		
	AW				
	AV				
	AU	"CMOS Open Defect Detection by Supply Current Test", by Masaki HASHIZUME, e Proc. of IEEE International Workshop on Defect Based Testing, pp. 509-513, publ. March. 2001.	t al.		